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 
Abstract—Using a tight-binding mode-space NEGF technique, 
we explore the essential physics, design and performance potential 
of the III-V core-shell (CS) nanowire (NW) heterojunction TFET. 
The CS TFET “line-tunneling” current increases significantly 
with the core diameter dC and outperforms the best III-V axial 
“point-tunneling” NW heterojunction TFET ION by up to 6× for dC 
= 6.6 nm. Reaching such a high level of current at low supply 
voltage, however, requires and involves specific and sometime 
unanticipated optimizations and physics that are thoroughly 
investigated here. In spite of the commonly accepted view, we also 
show and explain the weak gate-length dependency observed for 
the line-tunneling current in a III-V TFET. We further investigate 
the effect of electron-phonon scattering and discrete dopant 
impurity band tails on optimized CS NW TFETs. Including those 
non-idealities, the CS-TFET inverter performance significantly 
outperforms that of the axial TFETs. The low-power (LP) VDD = 
0.35V CS-inverter delay is comparable to that of the high-
performance (HP) Si CMOS using VDD = 0.55V, which shows 
promise for a LP TFET technology with HP speed. 
 
Index Terms— Semiconductor device modeling, Semiconductor 
heterojunctions, Tunnel transistors, Quantum wires, Quantum effect 
semiconductor devices, Quantum theory. 
 
I. INTRODUCTION 
ased on band-to-band tunneling (BTBT) through gate 
modulation of reverse-biased PN junctions, the tunneling 
field-effect transistor (TFET) is a promising candidate as 
building block to reduce the power consumption in electronic 
circuits, owing to its ability to reach inverse subthreshold slope 
(SS) below the thermal limit (60mV/dec at room temperature) 
[1]. Due to its principle of operation that is BTBT based, the 
TFET also intrinsically features a lower drive current than a 
MOSFET. Its current versus gate-voltage (ID(VG)) 
characteristics show slow increase, saturation, and even 
decrease in the on state [2]. As of today, TFETs have shown 
drive-current levels compatible for low-power (LP) CMOS 
applications but cannot reach the higher drive-current level 
requested by the more demanding high-performance (HP) 
circuits [3]. Finding a combination of architecture and materials 
that allows for an on-current level compatible with HP 
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applications but at reduced power supply voltage (VDD) and 
power consumption is, however, of paramount interest for 
future CMOS technology nodes.  
To increase the current drive, TFET architectures with the 
band-to-band tunneling (BTBT) current aligned with the gate-
induced electric field, the so-called “line-tunneling” (LT) 
TFETs (Fig. 1a), have been proposed to replace “point-
tunneling” (PT) TFETs, in which BTBT occurs along the 
direction perpendicular to the gate-induced electric field [4]. LT 
TFETs have been studied both theoretically [5,6] and 
experimentally [7,8] in group IV material systems. They have 
shown improved current drive vs. their PT TFETs counterpart, 
although the current drive was typically below 10A/m and 
too low for CMOS applications [9]. Recently the LT-TFET 
concept was applied to two-dimensional (2D) material systems 
[10,11]. Theoretical atomistic DFT-NEGF models predict a 
drive-current level of 75A/m [10], i.e. closer to LP 
application requirements and somewhat comparable with III-V 
PT TFETs. 
To enhance BTBT and increase ION, III-V semiconductor 
based TFETs have indeed been found very attractive, since III-
V materials can provide small tunneling masses and 
heterojunctions that present favorable staggered- or broken-gap 
alignments. Possibility of drive-current levels compatible for 
LP circuits, i.e. of the order of 1 or a few 100 A/m, have been 
predicted theoretically and demonstrated experimentally in 
various III-V materials, such as InAs/GaSb or InGaAs/GaAsSb 
III-V heterojunction PT-TFET technologies [12-15].  
There is little report on the III-V LT TFETs. III-V LT TFETs 
fabricated by top-down [16,17] and bottom-up approaches [18] 
were studied experimentally. The device dimensions were m 
size and suffered from large contact resistances. In [16], semi-
classical simulations on m-size devices were also performed 
and have predicted large on-current levels for the structure. As 
of today, there is no report of the physics, design and the 
fundamental performance limit of such a technology at scaled 
dimensions, which is the scope of this paper. As a case of study, 
we explore here a core-shell III-V heterojunction nanowire 
TFET, which is similar, but at scaled dimensions, to the device 
fabricated in [18]. Fabrication process by a bottom-up vertical 
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approach and experimental results can also be found in [19].  
We report the first atomistic quantum-transport modeling study 
of the III-V InAs/GaSb GAA NW CS TFET, shedding light on 
its physics, design and fundamental performance limit. We 
demonstrate, for the 1st time, a scaled TFET technology 
potentially suitable for HP applications.  
In section II, our mode-space (MS) tight-binding (TB) NEGF 
modeling approach is presented, including its extension to 
dissipative transport and the algorithm optimizations to allow 
for the atomistic simulation of 10 nm diameter NW TFETs 
beyond the ballistic approximation. We then apply our 
simulation method to III-V CS NW heterojunction TFETs. In 
section III, the essential physics, design and performance 
potential of the ideal ballistic CS devices are studied. In section 
IV, we investigate the effect of electron-phonon scattering and 
discrete dopant-impurity band tails on optimized CS TFETs, 
assessing the impact of these fundamental sources of non-
ideality on steep swing and performance.  
 
Fig. 1.  (a) Schematic view of an optimized GaSb/InAs core-shell (CS) NW 
GAA PIN nTFET with core diameter dC, and shell thickness tSH. The total 
diameter d = dC + 2 × tSH. The LT-current flow in the device in on-state is 
schematically represented by red arrows. E-k dispersion computed from the 
original (RS) TB models (▼) and from optimized (cleaned) MS bases (x) of (b) 
a GaSb core / InAs shell NW slab of a CS device with a d = 10.2 nm, dC = 6.6 
nm and tSH = 1.8nm (C6.6S1.8) and (c) a d = 6.6 nm InAs NW slab. 
II. DEVICE STRUCTURE AND TB MS NEGF METHOD 
Fig. 1a shows a schematic of a simulated CS InAs/GaSb 
GAA NW nTFET and introduces the necessary definitions. Due 
to the presence of BTBT within a strongly confined core and 
shell heterojunction, full-band quantum-transport simulations, 
such as atomistic tight-binding (TB) simulations within the 
NEGF framework [2],[20],[21], are required to accurately 
assess the performance of a scaled III-V line-tunneling TFET 
NW. Due to their computational cost, dictated by the 3D 
geometry (the full 3D geometry of the NW need to be explicitly 
simulated) and the atomistic nature, these simulations are too 
expensive to afford at technology relevant dimensions using a 
real-space (RS) technique [2,15]. We therefore used an efficient 
and accurate mode-space (MS) tight-binding (TB) NEGF 
method that has shown million-atom simulation capability for 
the simulation of axial NW PT HTFETs [2,22]. 
The general mode-space NEGF theory has been described in 
detail elsewhere [23-28]. Some specific algorithm 
optimizations that enabled us to simulate in a dissipative and 
atomistic way, by far, the largest NW reported in the literature 
merit, however, attention. We will only cover here the 
minimum set of equations to cover those and refer the interested 
reader to the reference above for more details. Using the 
recursive Green’s Function (RGF) algorithm [29], the 
simulation time increases with a power-3 law with respect to 
the number of atoms in the cross-sectional slab of the nanowire, 
i.e. a power-6 law with respect to its diameter, and NWs with 
diameter smaller than 3 to 4 nm are typically simulated with 
atomistic RS NEGF methods when scattering is included 
[30,31]. The CS NWs simulated here feature diameters as large 
as 10.2 nm. Even using a combination of MS, state-of-the-art 
atomistic simulator and the latest generation Intel Xeon 
processors, one such IV simulation takes about 1 week on 400 
cores using 15 GB of RAM/core for the ballistic case and 4 
weeks on 800 cores using 19 GB of RAM/core for the case 
including electron – phonon scattering. This was achieved after 
a thorough code optimization and using an adaptive grid with 
800 energy points. 
The equations for retarded (GR), lesser (G<) and greater (G>) 
Green’s functions read [32]: 
  1 RNR HEIG ,                (1) 
G †RR GG  ,                    (2) 
  GGGG RR †                   (3) 
E is the scalar energy. IN the identity matrix (of rank N), H 
the device Hamiltonian, and R,< the retarded, lesser self-
energies that include the interaction terms (e.g. with the semi-
infinite leads CR,< and the electron – phonon scattering terms 
SR,<) are matrices of rank N, the total number of atoms in the 
device × the number of orbitals/atoms. 
To change from the original real space of size N to the 
reduced mode space of size n (n < N), a block-diagonal unitary 
transformation matrix U of size N×n has to be constructed. Each 
sub-block Uxi of U is the transformation matrix for the xith slab 
of the device composed of the nxi chosen orthonormal basis 
eigenvectors {Ψxi} in the Nxi - dimensional slab. In matrix 
notation, any approximate MS quantity, e.g., the device 
Hamiltonian is expressed as: 
  h = U† H U                   (4) 
In the text we use capital letters for RS quantities and small 
letters for MS ones. By transforming each terms of the right-
hand side of equation (1) and (2) using (3), we obtain the mode-
space expression for gR, g< and g>: 
  1 RnR hEIg  ,                    (5) 
g †RR gg 
,                    (6) 
  gggg RR †
                  (7) 
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3 
For atomistic Hamiltonians, constructing the slab unitary 
transformation matrices, UXi, requires an optimization 
procedure to clean the unphysical modes that arise from 
selecting an incomplete subspace basis [2,20,22]. Fig. 1b-c 
show and compare to the RS model, an essentially unphysical-
mode free band structure (BS) obtained from a cleaned MS 
basis for a GaSb core / InAs shell slab of a CS device with a 
total d = 10.2 nm, core diameter dC = 6.6 nm and shell thickness 
tSH = 1.8nm, a C6.6S1.8 device, as well as for an InAs axial NW 
slab with d = 6.6 nm. 
A. Real-space vs. mode-space density integration:  
The NEGF computed real-space electron (n) and hole (p) 
densities are requested by the Poisson equation solver to 
perform the self-consistent loop. The RS densities at coordinate 
ri (typically an atomic site and orbital number in an atomistic 
basis) are obtained by integrating the RS diagonal elements of 
the lesser and greater Green’s functions: 
dEErriGrn
iN rE
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
)(
),,(
2
1
)(

          (8) 
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EV(ri) is the valence band maximum, EC(ri) the conduction 
band minimum and EN(ri) the neutrality point (typically sets as 
the middle of the bandgap energy) including the local 
electrostatic potential energy V(ri) at coordinate ri. Our 
calculation being performed in MS, g< and g> need to be 
transformed back to RS before computing n and p. Taking as an 
example the electron concentration, a direct transcription of eq. 
(8) is achieved by first up-converting g<(E) to real space for 
each energy, E, using the reverse transformation operation that 
the one used in eq. (4):  
†UUgG  
                           (11) 
Then, the integration in real space using eq. (8) is performed. 
The real-space integration method is general and ensure that the 
density integration uses the local EN(ri) including the local 
potential for each atom. It does, however, require up-converting 
the lesser or greater Green’s functions individually for each 
energy E. An alternative and faster method would consist of 
swapping the order of up-conversion and integration. In that 
case the densities are integrated in MS directly. Then the 
densities are obtained within a single up-conversion: 
†
~
})({
2
UdEEgU
i
n
NE




                       (12) 
 This is, however, only possible if a MS neutrality point can 
be found. As the only remaining spatial information is the 
position of the slab xi (the remaining MS degrees of freedom 
are eigenmodes indices and a clear relation between those and 
the energy-subband information is typically lost by construction 
of the optimized unitary transformation matrix in a full-band 
atomistic representation), we need to find a common neutrality-
Energy 
)(
~
iN xE definition that holds for every atom of the slab. 
This is possible, providing that the slab bandgap is sufficiently 
larger than the local variation of the neutrality point of 
individual atoms, using the averaged neutrality point of all the 
NXi atoms×orbitals of the slab: 



SiN Si
iiiN
iN
N
xrrE
xE
),(
)(
~
                     (13) 
In that case, despite the local potential variation on different 
atoms, the average neutrality point is sufficiently within the gap 
so that its exact location is inconsequential to the electron and 
hole total integrated values.   
 
Fig. 2.  ID(VG) characteristics of a C3S1.2 NW CS nTFET computed from the RS 
TB model and from optimized (cleaned) MS bases. The relative MS to RS error 
is ≤ 1%. Typical MS to RS speedup are > 100×. 
 
In the axial NW case, each slab is either composed of InAs 
or GaSb, and a bandgap of at least several 100 meV (Fig. 1c) is 
present, allowing for the faster MS integration of the density. It 
was verified that such an approach gives results in perfect 
agreement with RS NEGF [2,15]. In the CS device, at least part 
of the device features slabs that encompass both materials with 
a broken or close to broken slab bandgap (Fig. 1b). In that case, 
a neutrality point only exists locally and only the slower real-
space density integration yields results in good agreement with 
the RS NEGF results (Fig. 2). Note that, for real-space 
densities, only the diagonal element of G<,> are needed. This is 
exploited in our algorithm to considerably fasten the up-
conversion operation (11). Still, the RS-density integration 
scheme typically increases the simulation time by 1.5 to 1.8×, 
when compared to the faster MS-density integration method. 
B. Electron –phonon scattering: 
Within the self-consistent Born approximation, the self-
energy for the electron-phonon interaction is: 
  GDS  ,                                   (14) 
 
with the free phonon Green’s function D< [32]. Assuming the 
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phonons stay in equilibrium, (14) can be written as: 
2
).(
3)2(
),,( 
  q
rriq
jiS Me
dq
Err ji

 
        ),,()
2
1
2
1
( qjiq ErrGN 

(15) 
where q and q are the phonon wave vector and the 
corresponding angular frequency, ħ is the reduced Plank’s 
constant, Nq is the phonon occupation number. Mq is the 
electron-phonon coupling matrix, which depends on the exact 
scattering mechanism. 
In MS, to compute (15), it is possible to up-convert g< to RS 
using (11), compute S< using (15), then, finally compute 
Susing (4) for further use. This seriously impact the speed 
and memory usage of the simulation due to the number of up 
and down conversions from MS to RS and the need to store in 
memory the very large RS matrices. To tackle the numerical 
burden of considering e-ph in such large NW devices, we 
therefore used a direct MS equivalent expression based on a 
form factor method [28]: 
2
)(
3, )2(
),,( 
  q
xxiq
jimnS Me
dq
Exx jix

  
        
),,()
2
1
2
1
( qExxgN jiklq
kl
   
           ),,( tji
kl
mn qxxF          (16) 
 
where m, n, k, l are slab eigenmode indices, while qx and qt are 
the longitudinal and transversal components of the phonon 
wave vector q, respectively. To solve this equation, we need to 
do some approximations. In this work acoustic, optical and 
polar-optical phonons will be considered within a local 
approximation. That is, we only keep terms with ri = rj in (15). 
Although the NEGF formalism provides a theoretical 
framework to consider non-local scattering, the local 
approximation has to be done to use the faster RGF algorithm 
and keep the simulation time and memory manageable in a 
device with realistic dimensions (e.g., see [2,30]). Acoustic and 
optical phonons tend to be local mechanisms as their Mq term is 
not much q dependent [2,28]. Polar-optical phonons, on the 
other hand, feature non-local components, but we only keep 
here the local (largest) interaction term [2]. Using the local 
approximation, the scattering self-energy S< is diagonal and 
the form factor F simplifies to: 
 
);,();,()( * inimi
kl
mn xzyxzyxF     
    dydzxzyxzy ilik );,();,(
*         (17) 
 
Still, this expression is a power-4 expression of the xith slab 
nxi MS basis vectors. Despite the reduction of the slab size from 
Nxi = several 10 000 in RS to nxi = several 100 in MS, this 
expression rapidly becomes inapplicable in an atomistic 
framework. For the d = 10.2 nm case, typical nxi values are 
ranging from 550 to 600, leading to the computation and 
application of more than 100 billion form factors per slab. To 
keep the problem tractable, we used an uncoupled-mode 
approximation for the computation of the self-energy, that is, 
we only keep the terms with m=n and k=l in (16) and (17). If 
the mode coupling between the modes is neglected, g< and S< 
become diagonal [26]. In practice, even with mode coupling,

klg terms with k≠l are typically small compared to 

kkg  ones. 
In addition, inspecting the form-factor equation (17), it can be 
seen from the orthonormality of the wave function that terms 
with m≠n and k≠l are small, due to the reduced wave-function 
overlap. As a result of these two facts, it is reasonable to expect 
that terms with m≠n and k≠l add little contribution to S< and 
can be neglected. In [28], we have verified using effective-mass 
Hamiltonians that the uncoupled-mode approximation for the 
self-energy gives accurate results, even in case of strong mode 
coupling. A similar validation was performed for tigh-binding 
bases [33]. Note that the uncoupled-mode approximation is 
only used for the self-energy calculation, while the mode-
coupling terms (

klg terms k≠l that are not further multiplied 
with a reduced form factor term) are kept in (11) for the carrier 
density calculation [28,30]. 
 
Fig. 3.  Impact of (core) diameter on ION (current per wire) of optimized ideal 
axial, and CS InAs/GaSb GAA NW n- and pTFETs. IOFF = 1 pA/wire, VD = 0.3 
V. Gate oxide: 1.8 nm Al2O3 oxide. For the CS TFETs, the on-current density 
JON, i.e., the ratio of ION / dC
2 is also shown (inset). VG = 0.3 V. 
Because of the interdependence between g< and < (see (6) 
and (16)), it is common to add to the outer Poisson-NEGF loop, 
an inner loop that iterates (6) and (16). After a new potential has 
been computed and used to update the Hamiltonian of the 
system, one starts with an initial guess for <. It can be C< (the 
contact self-energy, i.e., S< = 0, the ballistic case, used for the 
first iteration) or C< + a S< value computed from a previous 
Poisson-NEGF iteration and interpolated to the updated energy 
mesh of the new outer iteration [28].  (6) and (16) are then 
iterated up to convergence of the charge density. This approach 
typically requires many expensive NEGF iterations. We have 
verified that removing the inner loop (i.e., performing (6) and 
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then (16) only once, using for (6) the interpolated S< values 
from the previous Poisson iteration) is stable and accurately 
converges for the NW case. It leads to the fastest convergence 
(i.e. the less NEGF iterations to compute a bias point) in most 
cases. We used this approach here to fasten the computation 
while maintaining excellent accuracy. 
III. IDEAL CS HTFETS 
A. Physics and design: 
Fig. 3 shows the dependence of the simulated ballistic on-
current (ION) on dC for optimized InAs/GaSb heterojunction CS 
and axial n- and pTFETs. The CS TFET ION per wire 
significantly increases with dC and outperforms the best axial 
TFET ION by up to 6×. Reaching such a high level of current at 
VDD = 0.3V, however, requires specific optimizations as we will 
describe below. 
Fig. 4a and 5a show the shell conduction-band (CBSH) and 
core valence-band (VBC) edges along the channel direction, x, 
as well as the current spectrum J(x, E) in off- and on-state, 
respectively, for a well-designed ideal C5.4S1.8 CS nTFET. In 
the off-state (Fig. 4a) CBSH is at a higher energy than VBC and 
the BTBT path from the core to the shell is closed. The core-
channel-to-drain BTBT leakage current is suppressed by the use 
of a wider-bandgap lattice-matched AlSb blocking layer (BL). 
In the on-state (Fig. 5a), CBSH is pushed below VBC in the 
channel by the action of the gate electric field. A virtually 0 
tunneling distance and a full transmission of the device 
transmission states (TS) can be achieved in a given energy 
range, enabling a high “line-tunneling” drive current.  
 
Fig. 4.  Current spectrum J(E,x) in A/eV (surface plot), as well as shell 
conduction band (CBSH) (-) and core valence band (VBC) (--) edges, along the 
channel direction x for the optimized dC = 5.4 nm C5.4S1.8 CS nTFET in off-state 
(a) under ballistic approximation and (b) with electron-phonon scattering (e-
ph). 
 
Fig. 5.  Current spectrum J(E,x) in A/eV, CBSH (-) and VBC (--) edges along x 
for the a dC = 5.4 nm C5.4S1.8 CS nTFET in on-state under ballistic 
approximation (a) with aligned channel and BL shell conduction bands using a 
dual work-function gate, (b) without CBSH band alignment. 
The low level of on-current observed for dC < 4 nm in a CS 
nTFET is caused by the combination of staggered InAs/GaSb 
effective bandgap (related to the strong quantum confinement 
(QC)) and core-channel depletion (CCD) by the gate field in 
narrow CS devices. CCD prevents carriers to populate the core-
channel in on-state and strongly suppresses the inversion of 
CBSH and VBC, hence line-tunneling. It needs to be mitigated 
by a high core-channel doping, NCC, (Fig. 6). The smaller dC, 
the larger the doping needs to be. For dC = 1.8 nm, even with a 
doping concentration > 1×1021 cm-3, i.e., typically above the 
solubility limit of these III-V materials, it was not possible to 
prevent CCD and achieve LT, so that the drive current remained 
low. At dC = 5.4 and6.6 nm, a NCC = 8×1019 (see inset of Fig. 
6) and 5×1019 cm-3, respectively, is optimal.  
Similar causes hamper the performance of the CS pTFET at 
small dC. Compared to the n-case, a larger dC is required to 
enable a strong line-tunneling current due to the larger effective 
bandgap (related to a stronger quantum confinement in the InAs 
core) observed at same diameter in the p-case.  
 
Fig. 6.  Impact of core channel doping, NCC, and channel and BL shell 
conduction bands alignment on ID(VG) characteristics of an optimized 
InAs/GaSb CS GAA NW nTFET. The impact of NCC, on ION (current per wire) 
is also shown (Inset). Channel length L= 9 nm. tSH = 1.8 nm. dC = 5.4 nm. VD = 
0.3 V. 
Further increasing dC above 4 nm increases the junction area 
and the number of available TS from source to drain without 
impacting the electrostatic control over the junction, hence 
results in a net increase of the drive current (Fig. 3). This is not 
the case for the axial TFETs, where an optimal diameter of 5.5 
nm was found (see Fig. 3 and [15]). The inset of Fig. 3 shows 
JON, the ratio of ION / dC2, vs. dC. For dC > 4 nm, both for the CS 
n- and pTFETs, the drive current approximately scales with dC2, 
i.e., consistently with the increase of the number of available 
TS (a strict dC2 scaling would imply a constant JON, the fact that 
JON further improves with dC, especially in the n-case, is related 
to the reduction of the QC and core depletion with dC).  
The close to 3× smaller current density for the p-case, when 
compared to the n-case, is partially related to the inherent 
dissymmetry of the conduction and valence band density of 
states (DoS) of the III-V materials, as already well known for 
the axial TFET case (e.g., see [2,15,34]). In the CS TFET case, 
the p-current drive is further affected by the strong quantum 
confinement in the InAs core (as already mentionned above). 
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We expect that larger p-type current densities could be observed 
by further reducing this confinement, e.g., for even larger core 
diameters, by using a nanosheet rather than a NW for instance, 
or by finding a better-suited core material than InAs.  
The source is doped to 5×1019 cm-3 in the nTFET case, and to 
5×1018 cm-3 in the pTFET case to avoid strong degeneracy that 
is detrimental for SS of a TFET, similarly to what was found in 
the axial TFET case [2,34]. Also, as for the axial TFET, the CS 
drain doping results from a trade-off between on and off-current 
[2,15], and is close to 5×1018 cm-3 for the n- and close to 1×1019 
cm-3 for the pTFET. To minimize on-current saturation effects 
and achieve well-saturated output characteristics, a doping level 
sufficient to degenerate the drain band edge is needed, while to 
limit the ambipolar current the drain doping cannot be further 
increased, and a lowly-doped region with a length in the range 
of 5 to 10 nm is used between the BL and drain region (Fig. 1a). 
 
Fig. 7.  Impact of barrier layer length LBL on ID(VG) characteristics of an 
optimized InAs/GaSb CS GAA NW nTFET. L = 9 nm. tSH = 1.8 nm. dC = 5.4 
nm. VD = 0.3 V.  
As mentioned above, the core channel is highly doped to 
prevent core depletion. The high-doping region, as well as a 
low-K dielectric spacer with a relative permittivity close to 4, 
extends for several nm at the source side to limit source 
depletion by the gate fringing field that is detrimental to the 
drive current in the on-state. One unwanted consequence of the 
high core doping in the channel is that the shell bands over the 
channel are shifted in energy compared to those of the shell that 
are physically above the undoped BL. The shift is in such a way 
that, without re-aligning the bands, point-edge conduction from 
the edge of the channel to the BL shell would occurs first and a 
large gate overdrive (typically > 0.6V) would be needed to 
achieve the desired high-drive LT current.  
This is illustrated in Fig. 5 and 6 for a CS nTFET with dC = 
5.4 nm and NCC = 8×1019 cm-3. Intrinsically (without doping and 
electrostatic effects), due to the different core materials, the 
InAs shell conduction band over the channel already presents a 
small energy shift of a few ten of meV with respect to that of 
above the BL. However, when the core-channel is doped while 
the barrier-layer core remains intrinsic, the InAs CB over the 
channel is further increased by several 100 of meV, so that the 
path for line tunneling is not opened at VG = 0.3V and only PT-
tunneling current flows (Fig. 5b).  
There are various ways to re-align the shell bands, all 
resulting in a similar and strong improvement of the drive 
current at VG = 0.3V, when compared to the non-aligned case 
(Fig. 6). One is simply to dope the barrier layer in a similar 
fashion than the core channel. For instance, in the dC = 5.4 nm 
nCS TFET of Fig. 6, by P-doping the core BL to 5×1019 cm-3, 
we can, with minimal impact on the off-state leakage, re-align 
the bands with less than 100 meV difference. This is sufficient 
to ensure that LT turns on around VG = 0.2V and ION at VG = 
0.3V is more than 4× larger than that in the un-aligned case. 
Another possibility is to use a dual work-function gate. By 
having the work function of the gate that is physically over the 
channel 0.6eV lower than that over the BL, a band alignment 
and performance similar to those of the doped barrier-layer case 
are achieved (Fig 5a). A 3rd possibility is that of using a 
different shell material with an appropriate band-offset (e.g. 
using an InGaAs shell that we have assumed 
pseudomorphically strained) over the BL, or a combination of 
2 or 3 of these methods. The 3rd option is also beneficial to 
reduce the leakage floor of the device by selecting a larger 
bandgap, higher effective-mass material in the shell of the BL 
as discussed next. 
 
Fig. 8.  Impact of shell thickness (L= 20 nm) and channel length (tSH = 1.8 nm) 
on ION (current per wire) of optimized dC = 4.2 nm CS InAs/GaSb GAA NW 
nTFETs. IOFF = 1 pA/wire, VD = 0.3 V.  
 
The impact of the BL length, LBL, on the leakage current and 
SS is shown on Fig. 7 for the n-case. At LBL = 15 nm, the leakage 
features both an axial tunneling component through the BL VBC 
and a tunneling component under the shell BL CB. For longer 
LBL however the axial component becomes insignificant 
compared to the leakage current under the shell BL CB. As the 
InAs shell has a lower effective mass and bandgap than the BL 
core, a longer value LBL ≥ 25 nm is to be used to minimize shell 
related leakage below 1pA/NW. The situation is similar for the 
p-case, but a shorter LBL ≥ 20 nm can be used to minimize shell 
leakage below 1pA/NW, due to the larger effective masses in 
the GaSb shell. To further reduce LBL down to about 15 nm, 
larger effective masses and bandgap materials in the BL shell 
9
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(e.g., InGaAs for the n-case, AlGaSb for the p-case) can be 
used. For even shorter LBL both BL shell and core material need 
to be changed. The fact that the BTBT LT drive current is 
determined by the channel core-shell material, while the off-
state leakage is controlled by the BL core-shell material is an 
advantage of this structure. It opens, at least theoretically, many 
new possibilities and material combinations to optimize on and 
off-current independently. This is not the case in the axial PT-
TFET where using an InGaAs channel or InGaAs drain barrier 
was shown to improve off-state but degrade the on-state [15]. 
The shell thickness optimization results from a trade-off 
between electrostatic and QC (Fig. 8). Increasing tSH does not 
increase the amount of available TS, while decreasing the 
electrostatic control over the tunneling junction. This yields a 
small decrease of the maximum achievable ION for tSH > 1.8 nm 
in the considered range. Decreasing tSH down to 1.2 nm results 
in a severe ION degradation. This is related to a strong increase 
of CBSH and effective bandgap due to QC.  
Next, we investigate the impact of the channel length L (Fig. 
8). The current drive was found to depend only weakly on L 
(the current is rather source DoS limited in the considered 
range), and L can be scaled down below 10 nm. Based on a 
simple geometrical argument -increasing L increases the 
tunneling junction area- it is expected that the current scales 
linearly with the gate length in a LT-TFET. Such behavior was 
modelled analytically [5] and observed experimentally [7] in a 
Si/SiGe LT-TFET, where the current linearly scaled with L up 
to several hundred of nm before it started to saturate. We note, 
however, that a current that increases with L is against the basic 
laws of physics (e.g., Ohm law for the diffusive regime or 
Landauer formula in the ballistic case) and no one expect a good 
metallic conductor or even a MOS transistor to drive more 
current when increasing L. It can only be observed in cases 
where the transmission of the tunneling junction is so poor that 
it strongly limits the current of the device.  
The problem is as follow. In the standard junction case, e.g., 
an axial tunneling junction where the junction area is the cross-
section area, increasing the junction area directly increases the 
number of transmission states from source to drain to drive the 
current. In the LT-case, however, increasing L has no impact on 
these TS, so that it can only increase the current by increasing 
the transmission probability (e.g., by opening a larger portion 
of the energy windows to LT) through the junction of the fixed 
number of device TS. Once increasing L does not improve the 
transmission probability of individual TS, e.g., these are all 
close to full conduction already, the current can only saturate. 
Due to the very good transmission probability of the broken-
gap low effective-mass InAs/GaSb system, this saturation 
effect happens for L of a few nm only. We note that a similar 
prediction of the current not increasing for L ≥ 20 nm was made 
in a 2D broken-gap LT TFET [10]. 
To summarize, although increasing L does increase the 
tunneling junction area, it does not increase the total number of 
TS that drive the current. The total number of TS and their 
relative degree of transmission (close to full transmission in the 
on-state of a well-designed CS device), not the junction area, 
defines the maximum achievable current.  
B. Performances: 
The 2017 release of the International Roadmap for Devices 
and Systems (IRDS) [9] specifies that from the year of 
production of 2030 and beyond, a vertical gate-all-around 
device architecture (VGAA) will be mainstream. This would 
allow for relaxing the device length and accommodate the 
necessary longer gate length (e.g., due to the barrier layer of the 
CS TFET) required for the III-V TFETs.  
 
 
Fig. 9.  (a) ID(VG) characteristics of optimized Si nMOSFET at LP and HP 
leakage current specifications and VDD = 0.55 V, and InAs/GaSb axial (Ax.) 
and CS GAA NW n- and pTFETs at LP current specification and VDD = 0.3 V. 
(b) Averaged (between n and p) switching energy vs. delay (EDP) of a 5.5 track-
high inverter cell for optimized Si MOSFETs, InAs/GaSb axial and CS GAA 
NW TFETs at various VDD. To fit the 77 nm inverter cell height, 5 wires/device 
are used for the Si and axial NW TFET cases and 4 wires/device are used for 
the CS NW TFETs. The inverters are loaded with a 50 contact-gate pitches-
long metal line [9] and the input capacitance of 3 identical inverter cells (Fan 
out of 3). The extrinsic capacitances of the cell layout are also included in the 
load capacitance. In the TFET cases, both ideal (ballistic) and non-ideal (e-ph 
scattering + DI bandtails) EDP’s are shown. LP IOFF = 100 pA/m. HP IOFF = 
10 nA/m. 
Fig. 9a benchmarks the ID(VG) characteristics of CS n- and 
pTFET VGAA designs vs. those of axial VGAA TFETs at IOFF 
= 100pA/m and VDD = 0.3V and those of VGAA Si 
nMOSFETs at LP (IOFF = 100 pA/m) and HP (IOFF = 
10nA/m) leakage current specifications with VDD = 0.55V. 
The current was normalized by the NW perimeters. For the CS 
TFETs the total diameter d including core and shell was used to 
pAx.
nAx.
Axial TFETs
nCS
pCS
nSi-LP
CS TFETs
LP-Si
CS
Axial
VDD = 0.55V
HP-Si LP-Si
HP-Si
CS
Axial
VDD = 0.35V
VDD = 0.3V
(a) 
(b) 
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compute the perimeter. For 2033, the IRDS targeted drive 
currents are 937 A/m for HP and 637 A/m for LP logic at 
VDD = 0.55 V. For comparison the Si HP and LP nMOS achieve 
746 and 380 A/m, respectively, at VDD = 0.55 V. As the ION 
values are calculated from a CV/I delay specification, the 
required current values for VDD = 0.3V can be estimated to be 
511 A/m for HP and 347 A/m for LP. The LP n- and pCS 
TFETs achieve ION = 659 and 239 A/m respectively at VDD = 
0.3V, which for the n-case exceeds the IRDS ION requirement 
for HP with both lower leakage (100× smaller) and lower active 
power consumption (due to the lower operating voltage). For 
the p-case, as discussed above, we expect that a value closer to 
the n-device could be achieved if a solution to reduce the 
confinement can be found. For comparison, the LP axial NW n- 
and pTFETs achieve ION = 188 and 138 A/m, and the nSi NW 
MOSFET achieve 63 and 6 A/m for HP and LP IOFF, 
respectively, at VDD = 0.3 V.  
Fig. 9b benchmarks the CMOS-inverter energy and delay of 
the CS VGAA designs vs. those of axial VGAA TFETs at IOFF 
= 100pA/m and VDD = 0.3 and 0.35 V, as well as those of 
VGAA Si nMOSFETs at LP and HP IOFF with VDD = 0.3 and 
0.55V. For 2033, IRDS predicts a metal half pitch of 7 nm and 
that 8-additional nm are required around the VGAA NWs to 
accommodate the gate stack and spacing between adjacent 
NWs [9]. Assuming a 5.5 Tracks standard cell, this yields a 77 
nm-tall cell. Using these values and keeping the IRDS layout 
that uses 2 NWs in the width direction, we can fit at 1st order 10 
Si NWs, 8 CS TFETs and 10 axial TFETs in one CMOS 
inverter cell.  
As a result of its large current-drive, at VDD = 0.3V, the ideal 
CS-TFET CMOS inverter achieves the fastest delay, followed 
by that of the axial TFETs and the Si MOSFETs (Fig. 9b). For 
comparison, the VDD = 0.3V CS-TFET inverter delay is 
comparable to that of the HP Si CMOS using VDD = 0.55V, 
while the VDD = 0.3V axial-TFET inverter delay is comparable 
to that of the LP Si CMOS using VDD = 0.55V. In the TFET 
cases, owing to the lower supply voltage, the switching energy 
is reduced by more than 3×.  
TABLE I 
SUMMARY OF SI HP NMOSFET, AND INAS/GASB AXIAL AND CS GAA NW N- 
AND PTFET DESIGNS. 
 
CS III-V 
TFET 
Axial III-V 
TFET 
Si HP 
nMOSFET 
dC (nm) 6.6  5.5 6 
tSH (nm) 1.8 0 0 
L (nm) 9 20 12 
EOT (nm) 0.7 0.7 0.7 
Orientation [100] [111] [100] 
IOFF (pA/m) 100 100 10000 
Ideal Performances 
VDD (V) 0.3 0.3 0.3 / 0.55 
type n / p n / p n 
ION (A/m) 659 / 239 188 / 138 63/ 746 
Performance degradation due to scattering (e-ph) + DI band tails 
ION @VDD = 
0.3V 
-38%/- -14.8%/- - 
ION @VDD = 
0.35V 
-13%/- -4.4 %/- - 
 
It is important to note that, contrary to the MOSFET case, it 
is not possible to trade power for delay and to further enhance 
the TFET speed by using a larger VDD. Already using VDD = 
0.35V, both CS and axial ideal TFET delays saturate or even 
degrade (Fig. 9b) so that the axial TFET cannot achieve Si HP 
delay, even using a larger amount of power. For well-designed 
TFETs, the best speed performance is typically achieved close 
to VDD = 0.3V. This is related to the saturation of the TFET 
current with increasing VG in the on-state (Fig. 9a). A detailed 
physical explanation of this effect, which is primarily related to 
a saturation of the energy windows available for tunneling and 
secondarily to an increase of the tunneling distance due to 
source depletion in the on-state, can be found in [2]. 
IV. NON-IDEAL CS HTFETS 
To verify that the CS TFET steep swing and performance 
advantage are not lost when fundamental sources of non-
idealities are considered, we investigate the impact of electron-
phonon scattering (e-ph) and discrete dopant impurities (DI’s) 
on optimized CS nTFETs. Traps are another type of non-
ideality that can severely degrade the performance of 
experimental TFETs [35]. On the contrary to phonons that are 
intrinsic (at least at non-zero temperature) and related to the 
lattice vibrations of the material, or DI’s that are inherent to the 
usage of doping, trap concentrations can, in principle, be 
reduced below a critical level by improving the processing 
conditions. As such, traps are, therefore, out of the scope of this 
paper that focus on the fundamental physics and performance 
of the CS TFET. 
 
Fig. 10.  ID(VG) and SS(ID) (inset) of InAs/GaSb CS NW nTFET ideal (bal), with 
e-ph, and with DI band tails. VD = 0.3V. IOFF = 100 pA/m. 
 
Both e-ph and DI non-idealities may strongly degrade the 
filtering efficiency and SS of a TFET. Their inclusion in an 
atomistic framework such as TB NEGF represents the main 
ingredients for the microscopic treatment of band tails in doped 
crystalline semiconductor devices [36,37].  Scattering electrons 
can relax their energy, which potentially increases the 
probability of final tunneling states and tunneling current but 
may also increase SS. To tackle the numerical burden of 
considering e-ph in such large NW devices, we implemented 
electron-phonon scattering within a mode-space NEGF self-
e-ph
e-ph
DI
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consistent Born approximation and using the efficient form-
factor method as described in section II. DI’s locally result in a 
non-uniform spatial potential profile, which in turn yields a 
spatially varying onset of tunneling. This may degrade the 
filtering efficiency and SS of the device. DI’s are simulated in 
an atomistic fashion as discrete charges on atomic sites [38] in 
the core-channel region of the CS device. Different DI 
configurations, but with a fixed number of DI’s corresponding 
to the target doping concentration, were investigated. For the 
optimized axial TFETs, we have shown that both non-idealities 
have a limited impact on ID(VG) and performance [2] (Table 1 
and Fig. 9b). Fig. 10 shows that the CS device steep swing is 
more sensitive to e-ph. Due to inelastic collisions with phonons, 
electrons from the core channel may acquire sufficient energy 
and make it to the shell, even though CBSH is still at a higher 
energy than VBC and the direct (ballistic) BTBT path from the 
core to the shell is closed (Fig. 4a-b).  
At same IOFF, due to the degraded slope, a 38% ION reduction 
is observed at VDD = 0.3V for the case with scattering. When 
further increasing VG (and VDD), however, the ideal ballistic 
current saturates and the non-ideal CS TFET current 
degradation is only 13% at VG = 0.35V, while it has fully 
caught-up at VG = 0.4V with the ballistic current. As a 
consequence, the optimal delay performance for the non-ideal 
CS-TFET inverter case is achieved at VDD = 0.35 V and is close 
to that of the ideal case that was achieved at VDD = 0.3 V, but 
with a 1.5 × larger power consumption (Fig. 9b). Overall, the 
VDD = 0.35V non-ideal CS-TFET inverter delay is comparable 
to that of the HP Si CMOS using VDD = 0.55V and with a 
switching energy that is reduced by more than 2×. 
V. CONCLUSIONS 
Using an efficient atomistic mode-space NEGF technique, 
we explored the essential physics, design and fundamental 
performance potential of the III-V line-tunneling core-shell NW 
HTFET.  
The CS TFET “line-tunneling” current increases 
significantly with the core diameter dC and outperforms the best 
III-V axial “point-tunneling” NW heterojunction TFET ION by 
up to 6× for dC = 6.6 nm. Reaching such a high level of current 
at low supply voltage, however, requires and involves specific 
and sometime unanticipated optimizations and physics (e.g., the 
need for the shell band alignment that stems from the required 
large core-channel doping) that were thoroughly investigated 
here. In spite of the commonly accepted and simpler 
geometrical view, we also showed and explained the weak gate-
length dependency observed for the line-tunneling current in a 
III-V TFET. 
We have further investigated the effect of electron-phonon 
scattering and discrete dopant impurity band tails on optimized 
CS NW TFETs. This was enabled by the extension of our 
atomistic mode-space NEGF algorithm beyond the ballistic 
approximation. It allowed, for the 1st time, the atomistic 
simulation of NWs with a diameter as large as 10 nm and 
including electron-phonon scattering. It was shown that e-ph 
affects the drive performance of CS TFETs for VDD < 0.3V, but 
that the on-current is quickly recovered for larger VDD. As a 
consequence, the optimal delay performance for the non-ideal 
CS-TFET inverter case is achieved at VDD = 0.35 V and is close 
to that of the ideal case, that was achieved at VDD = 0.3 V, but 
with a 1.5 × larger power consumption. Overall, the VDD = 
0.35V LP non-ideal CS-TFET inverter performance 
significantly outperforms that of the axial TFETs. The VDD = 
0.35V CS inverter delay is comparable to that of the HP Si 
CMOS using VDD = 0.55V with 100× lower leakage and with a 
switching energy that is reduced by more than 2×, which shows 
promise for a low power TFET technology with HP speed.  
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